Choose the Best Accelerated Technology

## Generative Al Powered by Intel

Akash Dhamasia – Al Software Solutions Engineer akash.dhamasia@intel.com July 22<sup>nd</sup> 2024



#### Notices & Disclaimers

Performance varies by use, configuration and other factors. Learn more at www.Intel.com/PerformanceIndex.

Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available updates. See backup for configuration details.

No product or component can be absolutely secure.

Your costs and results may vary.

Intel technologies may require enabled hardware, software or service activation.

Intel does not control or audit third-party data. You should consult other sources to evaluate accuracy.

© Intel Corporation. Intel, the Intel logo, Xeon, Core, VTune, OpenVINO, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.




- Intel<sup>®</sup> Al stack
- GenAl @ Intel<sup>®</sup>
  - Intel<sup>®</sup> Optimization for PyTorch/TF
    - Intel<sup>®</sup> Extension of PyTorch
    - Intel<sup>®</sup> Extension of Tensorflow
  - Intel<sup>®</sup> Neural Compressor
  - Intel<sup>®</sup> Extension for Transformers
  - Distributed training @ Intel<sup>®</sup>
    - DistributedDataParallel (DDP)
    - Horovod
    - FSDP (Fully Shared Data Parallel)
    - DeepSpeed
- Performance
- Conclusion
























Noise Cancellation





LT response.status\_one is not in print ("Etatus" (response.status on otherway as a line")
else:
 print("Etatus" (response.status on otherway as a line")
 suiters from the transmission of the second of

Code Generation



Al is transforming how we live everyday


LRZ Workshop




#### Deployment Training/Fine-Tuning **Al Models** 1 TensorFlow 1 TensorFlow Edge Inference Wat **Wat** N: SPU SALDI XCON ©penVIN© O PyTorch Nat XCON **Model Creation** ոյնեւ Al Compute Continuum 1 ane&P AI 🗟 N: SPU 1 ane&P EDGE مالملم CORE XGBoost intel. ARC CORE Localized Inference +DirectML (Client) || pandas Data Prep **CLIENT & WORKSTATION**


#### Al Continuum

#### Intel® Al Portfolio



#### Intel AI Software Portfolio





Note: components at each layer of the stack are optimized for targeted components at other layers based on expected AI usage models, and not every component is utilized by the solutions in the rightmost column

7

#### Intel Al Software by Platform

Intel® Xeon® Scalable Processor

Intel<sup>®</sup> Data Center GPU

Intel<sup>®</sup> Gaudi<sup>®</sup> Processors for DL

Category	Software	Open Source	Optimizations Upstreamed*	Intel Extension**	Intel Distribution	Intel Tool / Kit
Orchestration	Cnvrg.io	No				
Toolkits	BigDL	Yes				
	OpenVINO	Yes				
Optimization	Neural Compressor	Yes				
	SigOpt	Yes				
DL Frameworks	TensorFlow	Yes				
	PyTorch	Yes				
	ONNX	Yes				
	PDPD	Yes				
	DeepSpeed	Yes				
	OpenFL	Yes				
ML Frameworks	XGBoost	Yes				
	Scikit-Learn	Yes				
	CatBoost	Yes				
	LightGBM	Yes				
Data Preprocessing	Modin (for Pandas)	Yes				
	Intel® Distribution for Python	Yes				
	Spark	Yes				
AI Compilers	Triton	Yes				
	OpenXLA	Yes				

LRABEGINGE Workshap many optimizations for as many hardware targets as soon as possible

\*\* Access more Intel optimizations and target hardware support through API-compliant extensions

#### Intel Al Software by Platform

Intel® Xeon® Scalable Processor

Intel<sup>®</sup> Data Center GPU

Intel® Gaudi® Processors for DL

Category	Software	Open Source	Optimizations Upstreamed*	Intel Extension**	Intel Distribution	Intel Tool / Kit
Orchestration	Cnvrg.io	No				
Toolkits	BigDL	Yes				
	OpenVINO	Yes				
Optimization	Neural Compressor	Yes				
	SigOpt	Yes				
DL Frameworks	TensorFlow	Yes				
	PyTorch	Yes				
	ONNX	Yes				
	PDPD	Yes				
	DeepSpeed	Yes				
	OpenFL	Yes				
	XGBoost	Yes				
ML Frameworks	Scikit-Learn	Yes				
	CatBoost	Yes				
	LightGBM	Yes				
Data Preprocessing	Modin (for Pandas)	Yes				
	Intel <sup>®</sup> Distribution for Python	Yes				
	Spark	Yes				
AI Compilers	Triton	Yes				
	OpenXLA	Yes				

LRABEGINGE Workshap many optimizations for as many hardware targets as soon as possible

\*\* Access more Intel optimizations and target hardware support through API-compliant extensions

# Generative Al Powered by Intel

## Generative Al

- End of 2022, ChatGPT was released, and the generative AI (genAI) craze started!
- Generative AI is the ability for the AI model to create contents (text, image, music, code ...)







Image fully generated by Stable Diffusion SDXL, a textto-image AI

#### Transformers

- Transformer architecture is the base for NLP and genAI (e.g., BERT, LLM, ...)
  - Composed of 2 building blocks: encoder and decoder




## Model keeps growing: Starting with Bert was 0.3B in 2018




Vaswani, A., Shazeer, N., Parmar, N., Uszkoreit, J., Jones, L., Gomez, A. N., ... & Polosukhin, I. (2017). Attention is all you need. *Advances in neural information processing systems*, 30.

#### Intel's Optimized SW Stack for Generative AI



#### GenAl Deep Learning Funnel Pipeline


LRZ Workshop



intel<sup>14</sup>

#### GenAl Deep Learning Funnel Pipeline

LRZ Workshop




intel. <sup>15</sup>

# Intel®-Optimized Deep Learning Frameworks – Introduction


#### Intel®-Optimized Deep Learning Frameworks

- Intel®-optimized DL frameworks are drop-in replacement,
  - No front code change for the user
- Optimizations are up-streamed automatically (TF) or on a regular basis (PyTorch) to stock frameworks




#### Intel®-Optimized Deep Learning Frameworks

- Intel<sup>®</sup> Extension for PyTorch and TensorFlow are additional modules for functions not supported in standard frameworks (such as mixed precision and dGPU support).
- As they offer more aggressive optimizations, they offer bigger speed-ups for training and inference.




#### Intel®-Optimized Deep Learning Frameworks



## Data Precision

#### Data Precision

- Data precision:
  - Number of bits used to store numerical values in memory
- Commonly found types of precision in Deep Learning:



### INT8/BF16 on Artificial intelligence/Machine Learning

- F32 is the default datatypes used in AI/ML for inference, which has a high memory footprint and higher latency.
- Low-precision models are faster in computation. To optimize and support these:
  - HW needs special features/instructions
  - Intel provide those in the form of Intel AMX/Intel XMX.
- SYCL Joint Matrix is the coding abstraction to invoke Intel AMX/Intel XMX, which ensures portability and performance of the code

# Introduction to Intel® Advanced Matrix Extension and Intel® Xe Matrix Extensions


Instruction Set	Hardware support	Description
Intel <sup>®</sup> AMX	Intel® Xeon 4 <sup>th</sup> Generation Scalable CPUs (Formerly code-named Sapphire Rapids)	Intel® Advanced Matrix Extension are extensions to the x86 instruction set architecture (ISA) for microprocessors using 2-dimensional registers called tiles upon which accelerators can perform operations. Supports INT8/BF16
Intel® XMX	Intel® Data Center GPU Max (Formerly code- named Ponte Vecchio) or Intel® Data Center GPU Flex Series	Intel® X <sup>e</sup> Matrix Extensions also known as DPAS specializes in executing dot product and accumulate instructions on 2D systolic arrays Supports U8,S8,U4,S4,U2,S2, INT8 FP16, BF16, TF32

Both these Instruction Sets require Intel® oneAPI Base Toolkit 2023.0.0 and above for compilation

23


# Intel<sup>®</sup> Extension for PyTorch

#### PyTorch\* Optimizations from Intel




### Intel<sup>®</sup> Extension for PyTorch\* (IPEX)

- Buffer the PRs for stock PyTorch
- Provide users with the up-to-date Intel software/hardware features
- Streamline the work to integrate oneDNN
- Unify user experiences on Intel CPU and GPU




#### Major Optimization Methodologies

- General performance optimization and Intel new feature enabling in PyTorch upstream
- Additional performance boost and early adoption of aggressive optimizations through Intel<sup>®</sup> Extension for PyTorch\*



# Building and Deploying with BF16

#### Low-precision Optimization – BF16



#### BF16 has the <u>same range</u> as FP32 but <u>less precision</u> due to 16 less mantissa bits. Running with 16 bits can give significant performance speedup.

### Inference w/AMX BF16 on Intel® Extension for PyTorch (CPU)

#### Resnet50

import torch
import torchvision.models as models

```
model = models.resnet50(weights='ResNet50_Weights.DEFAULT')
model.eval()
data = torch.rand(1, 3, 224, 224)
```

```
with torch.no_grad(), torch.cpu.amp.autocast():
  model = torch.jit.trace(model, torch.rand(1, 3, 224, 224))
  model = torch.jit.freeze(model)
```

model(data)

#### BERT

```
import torch
from transformers import BertModel
```

model = BertModel.from\_pretrained("bert-base-uncased")
model.eval()

vocab\_size = model.config.vocab\_size batch\_size = 1 seq\_length = 512 data = torch.randint(vocab\_size, size=[batch\_size, seq\_length])

with torch.no\_grad(), torch.cpu.amp.autocast():

d = torch.randint(vocab\_size, size=[batch\_size, seq\_length])
model = torch.jit.trace(model, (d,), check\_trace=False, strict=False)
model = torch.jit.freeze(model)

model(data)

#### Training w/AMP on Intel® Extension for PyTorch (GPU)

LR = 0.001 DOWNLOAD = True DATA = 'datasets/cifar10/'

```
transform = torchvision.transforms.Compose([
    torchvision.transforms.Resize((224, 224)),
    torchvision.transforms.ToTensor(),
    torchvision.transforms.Normalize((0.5, 0.5, 0.5), (0.5, 0.5, 0.5))
])
train_dataset = torchvision.datasets.CIFAR10(
    root=DATA,
    train=True,
    transform=transform,
    download=DOWNLOAD,
)
train_loader = torch.utils.data.DataLoader(
    dataset=train_dataset,
    batch_size=128
)
model = torchvision.models.resnet50()
criterion = torch.nn.CrossEntropyLoss()
```

optimizer = torch.optim.SGD(model.parameters(), lr = LR, momentum=0.9)

\*The .to("xpu") is needed for GPU only \*\*Use torch.cpu.amp.autocast() for CPU \*\*\*Channels last format is automatic

```
model = model.to("xpu")
criterion = criterion.to("xpu")
model, optimizer = ipex.optimize(model, optimizer=optimizer, dtype=torch.bfloat16)
for batch idx, (data, target) in enumerate(train loader):
  optimizer.zero grad()
  data = data.to("xpu")
  target = target.to("xpu")
  with torch.xpu.amp.autocast(enabled=True, dtype=torch.bfloat16):
  output = model(data)
     loss = criterion(output, target)
  loss.backward()
  optimizer.step()
  print(batch idx)
torch.save({
   'model state dict': model.state dict(),
   'optimizer_state_dict': optimizer.state_dict(),
   }, 'checkpoint.pth')
```

model.train()

## Inference w/AMP on Intel® Extension for PyTorch (GPU)

#### Resnet50

#### import torch

model = models.resnet50(pretrained=True)
model.eval()
data = torch.rand(1, 3, 224, 224)

#### 



model = BertModel.from\_pretrained(args.model\_name)
model.eval()

vocab\_size = model.config.vocab\_size batch\_size = 1 seq\_length = 512 data = torch.randint(vocab\_size, size=[batch\_size, seq\_length])

\*The .to("xpu") is needed for GPU only \*\*Use torch.cpu.amp.autocast() for CPU

\*\*\*Channels last format is automatic

#### 

```
with torch.no_grad():
```


```
model(data)
```

Ref: https://intel.github.io/intel-extension-for-pytorch/xpu/latest/tutorials/examples.html

intel.<sup>32</sup>

#### Intel Extension for PyTorch Performance

Real-Time (BS=1+) Inference Performance 2S Intel® Xeon® Platinum 8480+ processor [IPEX with BF16/FP16] vs. NVIDIA A10 GPU [TensorRT] Higher is better




1.8x higher average\* BF16/FP16 inference performance vs Nvidia A10 GPU<sup>3</sup>

Benchmark data for the Intel® 4th Gen Xeon Scalable Processors can be found <u>here</u>.

intel

33

#### PyTorch Benchmark: SPR vs ICX Inference (Batch Size = 1) Inference latency speedup: the higher the better



Benchmark data for the Intel® 4th Gen Xeon Scalable Processors can be found <u>here</u>. Also check Appendix for test configurations.

# LLM Optimizations with IPEX (Intel® Extension for PyTorch)

#### How to apply LLM optimizations with IPEX?

#### CPU:

**ipex.llm.optimize**(model, optimizer=None, dtype=torch.float32, inplace=False, device='cpu', quantization\_config=None, qconfig\_summary\_file=None, low\_precision\_checkpoint=None, sample\_inputs=None, deployment\_mode=True)

Apply optimizations at Python frontend to the given transformers model (nn.Module). This API focus on transformers models, especially for generation tasks inference. Well supported model family: Llama, GPT-J, GPT-Neox, OPT, Falcon, Bloom, CodeGen, Baichuan, ChatGLM, GPTBigCode, T5, Mistral, MPT.

#### GPU:

ipex.optimize\_transformers(model, optimizer=None, dtype=torch.float32, inplace=False, device='cpu', quantization\_config=None, qconfig\_summary\_file=None, low\_precision\_checkpoint=None, sample\_inputs=None, deployment\_mode=True)

Apply optimizations at Python frontend to the given transformers model (nn.Module). This API focus on transformers models, especially for generation tasks inference. Well supported model family: Llama, GPT-J, GPT-Neox, OPT, Falcon.

# Examples

#### Examples:

CPU - <u>https://github.com/intel/intel-extension-for-pytorch/tree/v2.3.0%2Bcpu-rc0/examples/cpu/inference/python/IIm</u>

GPU - <u>https://github.com/intel/intel-extension-for-pytorch/tree/xpu-main/examples/gpu/interence/python/llm</u>

A page dedicated to running LLMs with IPEX

- Several ways to set up environment: -Docker\_based

  - Conda Based
  - -Pre-built Wheels
  - -Build from Source
- Scripts included that set the appropriate environment variables for best performance

# Activate environment variables source ./tools/env activate.sh

## Verified Models: Single Instance

CPU:

MODEL FAMILY	MODEL NAME (Huggingface hub)	FP32	BF16	Static quantization INT8	Weight only quantization INT8	Weight only quantization INT4
LLAMA	meta-llama/Llama-2-7b-hf					
LLAMA	meta-llama/Llama-2-13b-hf					
LLAMA	meta-llama/Llama-2-70b-hf					
GPT-J	EleutherAl/gpt-j-6b					
GPT-NEOX	EleutherAl/gpt-neox-20b					
DOLLY	databricks/dolly-v2-12b					
FALCON	tiiuae/falcon-40b					
OPT	facebook/opt-30b			•		
OPT	facebook/opt-1.3b					
Bloom	bigscience/bloom-1b7					
CodeGen	Salesforce/codegen-2B- multi	-	-	•	•	•
Baichuan	baichuan-inc/Baichuan2- 7B-Chat	-	•	•	•	
Baichuan	baichuan-inc/Baichuan2- 13B-Chat	-	-	•	•	
Baichuan	baichuan-inc/Baichuan- 13B-Chat	-	-	•	•	
ChatGLM	THUDM/chatglm3-6b					
ChatGLM	THUDM/chatglm2-6b					
GPTBigCode	bigcode/starcoder					
T5	google/flan-t5-xl					
Mistral	mistralai/Mistral-7B-v0.1					
MPT	mosaicml/mpt-7b					
Mixtral	mistralai/Mixtral-8x7B-v0.1					
Stablelm	stabilityai/stablelm-2-1_6b					
Qwen	Qwen/Qwen-7B-Chat					

#### GPU:

MODEL FAMILY	Verified < MODEL ID > (Huggingface hub)	FP16	Weight only quantization INT4	Optimized on Intel® Data Center GPU Max Series (1550/1100)	Optimized on Intel® Arc™ A-Series Graphics (A770)
Llama 2	"meta-llama/Llama-2-7b-hf", "meta- llama/Llama-2-13b-hf", "meta- llama/Llama-2-70b-hf"		•	•	
GPT-J	"EleutherAl/gpt-j-6b"		2		2
Qwen	"Qwen/Qwen-7B"				2
ОРТ	"facebook/opt-6.7b", "facebook/opt- 30b"		×	•	×
Bloom	"bigscience/bloom-7b1", "bigscience/bloom"		×	•	×
ChatGLM3- 6B	"THUDM/chatgIm3-6b"		×		×
Baichuan2- 13B	"baichuan-inc/Baichuan2-13B-Chat"		×		×

CPU - <u>https://github.com/intel/intel-extension-for-pytorch/tree/v2.3.0%2Bcpu-rc0/examples/cpu/inference/python/llm</u>

GPU - <u>https://github.com/intel/intel-extension-for-pytorch/tree/xpu-</u>main/examples/gpu/inference/python/llm

# Deploying with INT8

# Low-precision Optimization – INT8

### What is Quantization?


 Systematic reduction of the precision of all or several layers within the model.


### How to Quantize?

- PyTorch quantization
- IPEX quantization (with or w/o INC integration)
- Intel Neural Compressor (INC)

### Why Quantization?

- Reduces model size. Uses less memory storage and bandwidth.
- Allows for faster inference.
- All with minimal accuracy loss.





# Static vs Dynamic Quantization

### Static (Preferred)

- Quantizes weights and activations of model
- Fuses activations into preceding layers
- Requires calibration dataset to determine optimal quantization parameters for activations
- Used when both memory bandwidth and compute savings are important
- Only works on inputs with <u>fixed sizes</u>; not all models are traceable; typically used for CNNs

### Dynamic

- <u>Weights</u> are quantized <u>ahead of time</u>, but <u>activations</u> are quantized <u>during inference</u>
- Used when model execution time is dominated more by memory bandwidth than compute
- Can work on inputs with <u>variable sizes</u>; typically used for LSTM and Transformer models with small batch size

# Quantization Workflow and API

### Static Quantization

1. Import intel\_extension\_for\_pytorch as ipex .

- 2. Import prepare and convert from intel\_extension\_for\_pytorch.guantization .
- 3. Instantiate a config object from torch.ao.quantization.gcorFig to save configuration data during calibration.

4. Prepare model for calibration.

5. Perform calibration against dataset.

6. Invoke ipex.guantization.convert function to apply the calibration configure object to the fp32 model object to get an INT8 model.
 7. Save the INT8 model into a pt file.

#### import os

model = Model()
model.eval()
data = torch.rand((shape))

gconfig = ipex.quantization.default\_static\_gconfig
# Alternatively, define your own gconfig;
#/row tarch.au.quantization import MinNaxObserver, PerChannel/MinNaxObserver, QConfig
#growfig = QConfig(activation/MinNaxObserver, with\_args(atcheme=torch.per\_tensor\_affine, atype=torch.quint#),
# weight=#erChannelMinNaxObserver.with\_args(atype=torch.quint#, acteme=torch.per\_tensor\_affine, atype=torch.quint#),
prepared\_madel = prepare(model, gconfig, example\_inputs=dets, inplace=False)

for d in calibration\_data\_loader():
 prepared\_model(d)

converted\_model = convert(prepared\_model)
with tarch.no\_grad():
 tracsd\_model = tarch.jit.tracs(converted\_model, data)
 tracsd\_model = tarch.jit.fracse(tracsd\_model)

traced\_model.save("quantized\_model.pt")

### **Dynamic Quantization**

1. Import intel\_extension\_for\_pytorch 35 ipex .

- 2. Import prepare and convert from intel\_extension\_for\_pytorch.quantization .
- 3. Instantiate a config object from torch.ao.guantization.gconrig to save configuration data during calibration.
- 4. Prepare model for quantization.
- 5. Convert the model.
- 6. Run inference to perform dynamic quantization.
- 7. Save the INT8 model into a pt file.

#### Inport os

import torch
establishing code changes accesses accesses
import intel\_extension\_for\_pytorch as ipex
from intel\_extension\_for\_pytorch.quentization import prepare, convert
accesses accesses accesses accesses accesses accesses

nodel = Hodel()
nodel.eval()
data = torch.rand((shape))

aynamic\_gconfig = ipex.cuantization.default\_dynamic\_gconfig
# Alternatively, define your own aconfig:
#from torch.oo quantization import MinNuxObserver, PlaceholderObserver, QConfig
#aconfig = QConfig(
# activation = PlaceholderObserver.with\_args(dtype=torch.ficat, compute\_dtype=torch.quint#),
# weight = PerChannelMinNuxObserver.with\_args(dtype=torch.gint#, gscheme=torch.per\_channel\_symmetric))
prepared\_model = prepare(model, aconfig, example\_inputs=date)
converted\_model = convert(prepared\_model)

with torch.no\_grad(): traced\_model = torch.jit.trace(converted\_model, data) traced\_model = torch.jit.freeze(traced\_model)

traced\_model.save("quantized\_model.pt")

# TorchScript and torch.compile()

#### Resnet50

### TorchScript

- Converts PyTorch <u>model</u> into a graph for faster execution
- torch.jit.trace() traces and records all operations in the computational graph; <u>requires a sample</u> <u>input</u>
- torch.jit.script() parses the Python source code of the model and compiles the code into a graph; sample input not required

### import torch import torchvision.models as models

```
model = models.resnet50(weights='ResNet50_Weights.DEFAULT')
model.eval()
data = torch.rand(1, 3, 224, 224)
```

```
with torch.no grad(), torch.cpu.amp.autocast():
  model = torch.jit.trace(model, torch.rand(1, 3, 224, 224))
  model = torch.jit.freeze(model)
```

model(data)

### torch.compile() - in BETA

 Makes PyTorch <u>code</u> run faster by just-in-time (JIT)-compiling PyTorch code into optimized kernels

# Verifying That AMX Is Used

# How to Check If AMX Is Enabled

• On bash terminal, enter the following command:

- cat/proc/cpuinfo
- Check the "flags" section for amx\_bfl6, amx\_int8
- Alternatively, you can use:
  - Iscpu | grep amx

### If you do not see them, upgrade to Linux kernel 5.17 and above

Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse s se2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant\_tsc art arch\_perfmon pebs bts rep\_good nopl xtopology nonstop\_tsc cpu id aperfmperf tsc\_known\_freq pni pclmulqdq dtes64 monitor ds\_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid sse4\_1 s se4\_2 x2apic movbe popcnt tsc\_deadline\_timer aes xsave avx f16c rdrand lahf\_lm abm 3dnowprefetch cpuid\_fault epb cat\_l3 cat\_ l2 cdp\_l3 invpcid\_single intel\_ppin cdp\_l2 ssbd mba ibrs ibpb stibp ibrs\_enhanced tpr\_shadow vnmi flexpriority ept vpid ept\_ ad fsgsbase tsc\_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm rdt\_a avx512f avx512dq rdseed adx smap avx512ifma clflus hopt clwb intel\_pt avx512cd sha\_ni avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm\_llc cqm\_occup\_llc cqm\_mbm\_total cqm\_ mbm\_local split\_lock\_detect avx\_vnni avx512\_bf16 wbnoinvd dtherm ida arat pln pts hwp hwp\_act\_window hwp\_epp hwp\_pkg\_req hfi avx512vbmi umip pku ospke waitpkg avx512\_vbmi2 gfni vaes vpclmulqdq avx512\_vp2intersect md\_clear serialize tsxldtrk pconfig arch\_ lbr amx\_bf16 avx512\_fp16 amx\_tile amx\_int8 flush\_l1d arch\_capabilities

# How to Check AMX Is Actually Used

- Generate oneDNN Verbose logs using <u>guide</u> and <u>parser</u>
- To enable verbosity, set environment variables:
  - export DNNL\_VERBOSE=1
  - export DNNL\_VERBOSE\_TIMESTAMP=1
- Set a Python breakpoint RIGHT AFTER one iteration of training/inference

## oneDNN Verbose Sample Output

#### Sample oneDNN Verbose Output

onednn\_verbose, info, oneDNN v2.6.0 (commit 52b5f107dd9cf10910aaa19cb47f3abf9b349815)

onednn\_verbose, info, cpu, runtime: OpenMP, nthr: 32

onednn\_verbose(info,cpu,isa:Intel AVX-512 with Intel DL Boost)


onednn\_verbose, info, gpu, runtime: none

onednn\_verbose,info,prim\_template:timestamp,operation,engine,primitive,implementation,prop\_kind,memory\_descriptors,attributes,auxiliary,problem\_desc,exec\_time onednn\_verbose,1678917979730.501953,exec,cpu,reorder,jit:uni,undef,src\_f32::blocked:abcd:f0 dst\_f32:p:blocked:Acdb16a:f0,attr-scratchpad:user ,,1x1x1x37,0.00292969 onednn\_verbose,1678917979730.888916,exec,cpu,convolution,jit:avx512\_core forward\_training,src\_f32::blocked:abcd:f0 wei\_f32:p:blocked:Acdb16a:f0 bia\_undef::undef::f0 dst\_f5 onednn\_verbose,1678917979732.105957,exec,cpu,reorder,jit:uni,undef,src\_f32:p:blocked:aBcd16b:f0 dst\_f32::blocked:abcd:f0,attr-scratchpad:user ,,1x1x1x48000,0.0649414 onednn\_verbose,167891798009.694092,exec,cpu,reorder,jit:uni,undef,src\_f32::blocked:abc:f0 dst\_f32::blocked:acb:f0,attr-scratchpad:user ,,1x60x305,0.00878906 onednn\_verbose,1678917980011.387939,exec,cpu,convolution,brgconv:avx512\_core,forward\_training,src\_f32::blocked:acb:f0 wei\_f32::blocked:Acb32a:f0 bia\_f32::blocked:a:f0 dst\_ onednn\_verbose,1678917980012.134033,exec,cpu,reorder,jit:uni,undef,src\_f32::blocked:acb:f0 dst\_f32::blocked:acb:f0,attr-scratchpad:user ,,1x1024x301,0.278076 onednn\_verbose,1678917980012.912109,exec,cpu,reorder,simple:any,undef,src\_f32::blocked:Acb48a:f0 dst\_f32::blocked:Acb64a:f0,attr-scratchpad:user ,,1024x1024x1,3.31201

- Note the ISA. For AMX, you should see the following:
  - Intel AMX with bfloat16 and 8-bit integer support
- Check for AMX in the primitive implementation:

onednn\_verbose,1673049613345.454102,exec,cpu,convolution,brgconv:avx512\_core\_amx\_bf16,forward\_training,src\_bf16::blocked:acdb:f0 wei\_ onednn\_verbose,1673049613348.691895,exec,cpu,convolution,brgconv\_lx1:avx512\_core\_amx\_bf16,forward\_training,src\_bf16::blocked:acdb:f0 onednn\_verbose,1673049613353.259033,exec,cpu,convolution,brgconv\_lx1:avx512\_core\_amx\_bf16,forward\_training,src\_bf16::blocked:acdb:f0 onednn\_verbose,1673049613364.104980,exec,cpu,convolution,brgconv\_lx1:avx512\_core\_amx\_bf16,forward\_training,src\_bf16::blocked:acdb:f0

# How to get the Intel Extension for PyTorch



Note: Intel<sup>®</sup> Extension for PyTorch\* has PyTorch version requirement. Check the mapping table <u>here</u>.

python -m pip install torch==2.3.0 torchvision==0.18.0 torchaudio==2.3.0 --index-url https://download.pytorch.org/whl/cpu python -m pip install intel-extension-for-pytorch

python -m pip install oneccl\_bind\_pt --extra-index-url https://pytorch-extension.intel.com/release-whl/stable/cpu/us/

pip wheel – GPU:

pip wheel - CPU:

python -m pip install torch==2.1.0.post2 torchvision==0.16.0.post2 torchaudio==2.1.0.post2 intel-extension-for-pytorch==2.1.30.post0 oneccl\_bind\_pt==2.1.300+xpu --extra-index-url https://pytorch-extension.intel.com/release-whl/stable/xpu/us/

# PyTorch AMX Training/Inference Code Samples

### Training

GitHub: <u>https://github.com/oneapi-src/oneAPI-samples/tree/master/AI-and-</u> <u>Analytics/Features-and-Functionality/IntelPyTorch\_TrainingOptimizations\_AMX\_BF16</u>

Trains a ResNet50 model with Intel Extension for PyTorch and shows performance speedup with AMX BF16

### Inference


GitHub: <u>https://github.com/oneapi-src/oneAPI-samples/tree/master/AI-and-</u> <u>Analytics/Features-and-</u> <u>Functionality/IntelPyTorch\_InferenceOptimizations\_AMX\_BF16\_INT8</u>

Performs inference on ResNet50 and BERT with Intel Extension for PyTorch and shows performance speedup with AMX BF16 and INT8 over VNNI INT8

# Intel<sup>®</sup> Extension for TensorFlow

# Intel<sup>®</sup> Extension for TensorFlow\* (ITEX)

- Provide users with the up-to-date Intel software/hardware features
- Streamline the work to integrate oneDNN
- Unify user experiences on Intel CPU and GPU



Intel® Extension for TensorFlow\* PyPI packages and dependencies

# How to use Intel® Extension for TensorFlow\* - FP32

No code changes, the default backend will be Intel GPU after installing intelextension-for-tensorflow[xpu]

OR

import intel\_extension\_for\_tensorflow as itex

#CPU, GPU or AUTO
backend = "GPU"
itex.set\_backend(backend)

## Advanced Auto Mixed Precision - Environment Variable

- export ITEX\_AUTO\_MIXED\_PRECISION=1
- export ITEX\_AUTO\_MIXED\_PRECISION\_DATA\_TYPE="BFLOAT16" (or "FLOAT16")

# BF16 API

### 1. Train with BF16 with AVX-512

# BF16 without AMX

os.environ["ONEDNN\_MAX\_CPU\_ISA"] = "AVX512\_BF16"

tf.config.optimizer.set\_experimental\_options({'auto\_mixed\_precision\_onednn\_bfloat16':True})


transformer\_layer = transformers.TFDistilBertModel.from\_pretrained('distilbert-base-uncased')
tokenizer = transformers.DistilBertTokenizer.from\_pretrained('distilbert-base-uncased')
model = build\_model(transformer\_layer, max\_len=160)

```
# fine tune model according to disaster tweets dataset
```

#### if is\_tune\_model:

```
train_input = bert_encode(train.text.values, tokenizer, max_len=160)
train_labels = train.target.values
start_time = time.time()
train_history = model.fit(train_input, train_labels, validation_split=0.2, epochs=1, batch_size=16)
end_time = time.time()
# save model weights so we don't have to fine tune it every time
os.makedirs(save_weights_dir, exist_ok=True)
model.save_weights(save_weights_dir + "/bf16_model_weights.h5")
```

#### 2. Train with BF16 with AMX



Turned on by default after TF 2.11

BF16 API (cont.)

3. Inference with BF16 without AMX

```
# Reload the model as the bf16 model with AVX512 to compare inference time
os.environ["ONEDNN_MAX_CPU_ISA"] = "AVX512_BF16"
tf.config.optimizer.set_experimental_options({'auto_mixed_precision_onednn_bfloat16':True})
bf16_model_noAmx = tf.keras.models.load_model('models/my_saved_model_fp32')
```

```
bf16_model_noAmx_export_path = "models/my_saved_model_bf16_noAmx"
bf16_model_noAmx.save(bf16_model_noAmx_export_path)
```

4. Inference with BF16 with AMX

# Reload the model as the bf16 model with AMX to compare inference time os.environ["ONEDNN\_MAX\_CPU\_ISA"] = "AMX\_BF16" tf.config.optimizer.set\_experimental\_options({'auto\_mixed\_precision\_onednn\_bfloat16':True}) bf16 model withAmx = tf.keras.models.load model('models/my\_saved model\_fp32')

```
bf16_model_withAmx_export_path = "models/my_saved_model_bf16_with_amx"
bf16_model_withAmx.save(bf16_model_withAmx_export_path)
```


### How to get the Intel® Extension for TensorFlow\*

pip wheel - GPU:

pip install --upgrade intel-extension-for-tensorflow[xpu]

pip wheel - CPU (experimental)
 pip install --upgrade intel-extension-for-tensorflow[cpu]

## TensorFlow Benchmark: SPR vs ICX Inference (Batch Size = 1) Inference latency speedup: the higher the better



Benchmark data for the Intel® 4th Gen Xeon Scalable Processors can be found <u>here</u>. Also check Appendix for test configurations.

# TensorFlow AMX Training/Inference Code Samples

- Training
  - GitHub: <u>https://github.com/oneapi-src/oneAPI-samples/tree/master/AI-and-Analytics/Features-and-Functionality/IntelTensorFlow\_AMX\_BF16\_Training</u>
  - Trains a DistilBERT model using Intel Optimization for TensorFlow and shows performance speedup with AMX BF16
- Inference
  - GitHub: <u>https://github.com/oneapi-src/oneAPI-samples/tree/master/AI-and-Analytics/Features-and-Functionality/IntelTensorFlow\_AMX\_BF16\_Inference</u>
  - Performs inference on ResNet50v1.5 with Intel Optimization for TensorFlow and shows performance speedup with AMX BF16

# Optimizations under IPEX & ITEX



## **Operator Optimizations**


- Replace default kernels by highly-optimized kernels (using Intel<sup>®</sup> oneDNN)
- Adapt to available instruction sets (AMX, AVX-512, AVX2, VNNI)
- Adapt to required precision:
  - Training: FP32, BF16
- Inference: FP32, BF16, FP16, and INT8

	Intel® oneDNN
Convolution	2D/3D Direct Convolution/Deconvolution, Depthwise separable convolution 2D Winograd convolution
Inner Product	2D/3D Inner Production
Pooling	2D/3D Maximum 2D/3D Average (include/exclude padding)
Normalization	2D/3D LRN across/within channel, 2D/3D Batch normalization
Eltwise (Loss/activation)	ReLU(bounded/soft), ELU, Tanh; Softmax, Logistic, linear; square, sqrt, abs, exp, gelu, swish
Data manipulation	Reorder, sum, concat, View
RNN cell	RNN cell, LSTM cell, GRU cell
Fused primitive	Conv+ReLU+sum, BatchNorm+ReLU
Datatype	f32, bfloat16, s8, u8




# Linear Operator Optimization for LLMs

- Optimization of Linear GEMM Kernels in LLM Inference:
- CPU Optimizations:
  - Utilizes Intel<sup>®</sup> oneDNN and customized linear kernels for efficient weight-only quantization.
  - Employs specific block formats to maximize hardware resource utilization.
- GPU Optimizations:
  - Incorporates Intel<sup>®</sup> oneDNN and Intel<sup>®</sup> Xe Templates for Linear Algebra (XeLTA) to enhance performance.
  - Customized linear kernels for weight-only quantization streamline GPU computations.
- Common Strategies:
  - Both CPU and GPU optimizations focus on accelerating linear GEMM operations critical for LLM inference.
  - Targeted optimizations to meet the specific demands of memory-bound linear weight computations in LLMs.



# Memory Layouts Optimization

- Most popular memory layouts for image recognition are NHWC and NCHW
  - Challenging for Intel processors both for vectorization or for memory accesses
- Intel oneDNN convolutions use blocked layouts
  - Most popular oneDNN data format is nChw16c on AVX512+ systems and nChw8c on SSE4.1+ systems




More details: https://oneapi-src.github.io/oneDNN/dev\_guide\_understanding\_memory\_formats.html

# Data Layouts in PyTorch

- Used in Vision workloads
- NCHW
  - Default format
  - torch.contiguous\_format
- NHWC
  - torch.channels\_last
  - NHWC format yields higher performance with IPEX

Channels last conversion is now applied **automatically** with IPEX Users do not have to explicitly convert input and weight for CV models.


NCHW



NHWC [0] [0] [1] [1] [1] [2] [2] [2] [3] [3] [3]

# Benefit of NHWC in IPEX








# Graph Optimizations: Layout Propagation





# Fusing Computations




- On Intel processors a high percentage of time is typically spent in bandwidth-limited ops such activation functions
  - ~40% of ResNet-50, even higher for inference
- The solution is to fuse BW-limited ops with convolutions or one with another to reduce the number of memory accesses
  - We fuse patterns: Conv+ReLU+Sum, BatchNorm+ReLU, etc...



## Graph Optimizations: Fusion





# Fusing Computations in IPEX

- Intel<sup>®</sup> Extension for PyTorch in JIT/Torchscript mode can fuse:
  - Multi-head-attention fusion, Conv(2, 3)D+SUM+ReLU, Conv(2, 3)D + Sigmoid, Concat Linear, Linear+Add, Linear+Gelu, Add+LayerNorm fusion, etc.
- Hugging Face reports that ~70% of most popular NLP tasks in questionanswering, text-classification, and token-classification can get performance benefits with such fusion patterns [1]
  - For both Float32 precision and BFloat16 Mixed precision

[1] https://huggingface.co/docs/transformers/perf\_infer\_cpu


# Fusing Computations in LLMs

- Operator Fusion Strategy:
  - Reduces memory footprint on CPUs and decreases memory access and kernel launches on GPUs.
- Specific Fusion Techniques:
  - Linear Post Ops Fusion: Combines linear operations with activation functions for improved efficiency.
- Customized Operators for Performance:
  - Examples:
    - Rotary Position Embedding (RoPE): Enhances positional calculations.
    - Root Mean Square Layer Normalization (RMSNorm): Streamlines normalization processes.
  - Available for Both CPU and GPU: Tailored to exploit the architectural advantages of both platforms.



# Auto Mixed Precision (AMP)

- 3 Categories of operators
  - Iower\_precision\_fp
    - Computation bound operators that could get performance boost with BFloat16.
    - E.g.: conv, linear
  - Fallthrough
    - Operators that runs with both Float32 and BFloat16 but might not get performance boost with BFloat16.
    - E.g.: relu, max\_pool2d
  - FP32
    - Operators that are not enabled with BFloat16 support yet. Inputs of them are casted into float32 before execution.
    - E.g.: max\_pool3d, group\_norm



# Profiling tools

## CPU – PyTorch\* Profiler

Measure time and memory consumption

### Use built-in PyTorch profiler API to gain information about operator overhead

#### Example Use

#### Direct Output

<pre>model = models.resnet50(weights='ResNet50_Weights.DEFAULT')</pre>	Name	Self CPU %	Self CPU	CPU total %	CPU total	CPU time avg	# of Calls	
model.eval()								
data = torch.rand(1, 3, 224, 224)	<pre>torch_ipex::convolution_forward</pre>	1.77%	1.021ms	158.19%	91.322ms	861.528us	106	
	model_inference	11.47%	6.623ms	100.00%	57.730ms	57.730ms	1	
<pre>model = ipex.optimize(model)</pre>	IPEXConvolutionOp::forward	-4.36%	-2518.000us	78.72%	45.447ms	857.491us	53	
model - ipex.optimize(model)	IPEXConvolutionOp::_forward	5.08%	2.935ms	78.34%	45.226ms	853.321us	53	
	<pre>torch_ipex::convolution_forward_impl</pre>	76.89%	44.387ms	77.72%	44.867ms	846.547us	53	
<pre>with profile(activities=[ProfilerActivity.CPU], record_shapes=True) as prof:</pre>	aten::relu_	1.24%	714.000us	3.66%	2.111ms	43.082us	49	
<pre>with record_function("model_inference"):</pre>	aten::add	2.50%	1.445ms	2.50%	1.445ms	90.312us	16	
model(data)	aten::clamp_min_	2.42%	1.397ms	2.42%	1.397ms	28.510us	49	
	aten::select	0.80%	462.000us	0.91%	524.000us	9.704us	54	
	aten::empty	0.73%	422.000us	0.73%	422.000us	3.836us	110	
<pre>print(prof.key_averages().table(sort_by="cpu_time_total", row_limit=10))</pre>								

## GPU – Legacy Profiler Tool

### Experimental

- Extension of PyTorch\* legacy profiler for profiling operators' overhead on XPU devices
- Users can get the information in many fields of the run models or code scripts
- Export to Chrome Trace

#### Example Use

# import all necessary libraries
import torch
import intel\_extension\_for\_pytorch

# these lines won't be profiled before enabling profiler tool
input\_tensor = torch.randn(1024, dtype=torch.float32, device='xpu:0')

# enable legacy profiler tool with a `with` statement
with torch.autograd.profiler\_legacy.profile(use\_xpu-True) as prof:
 # do what you want to profile here after the `with` statement with proper indent
 output\_tensor\_1 = torch.nonzero(input\_tensor)
 output\_tensor\_2 = torch.unique(input\_tensor)


# print the result table formatted by the legacy profiler tool as your wish
print(prof.key\_averages().table())


#### Direct Output

	Sett trues					3614-000	Belf RU %			
		X74.518es				U.88000		11.68844 v		
copy it frame					206-32364					
		56123388			58-23966					
	0.00%	004.33524					1.00%	Ti.000pm		
atunzine_stridud	8,005			10.051419			0.004	H. DHDATE		
			0.575	2576				1.00000		
ntens: Lmal_scalar_dense		3701005	0.0555	- 3,010mm	2/2726	77.0000.0		0.0000+		
						0.000µr				
attests unlight?				525,46585		19100Bith	0.5995	115104005	125204065	
			202026	221;348ms			0.995		5.4404	
atmn:::wwpty.atridad	0.60%					0.000us	8.00%		0,00000	
		225.78864	205.00%	219.705m+	218.70tess	Sublitue:				
ates crestape						87.00864	16.49%			
attent rishape allas		1103365			1.13369			8.00809		
10ta epo	0.905				LH11.1162Ars			SCHUBLE	5.000	
	16.64%		10,04%		155-19200	1010888tute				
unique_kernit_spo		142.120=5		243.24284	143.24284					
				299,999ms						
lf CPU time Wetal: 1.077s										

## Profilers

- Built-in PyTorch profiler
- You can profile your application via oneDNN verbose logs.
  - DNN\_VERBOSE=1 python application.py
  - You can also use profile\_utils.py script to parse oneDNN verbose logs.
  - Code sample on oneDNN profiling can be found here: <u>https://github.com/oneapi-src/oneAPI-samples/tree/master/Libraries/oneDNN/tutorials/profiling</u>
- Another famous profiling tool is <u>VTune</u> from Intel which provides very deep hardware information and show them in easier way on how to optimize the performance. You can easily find the hotspots using VTune. (most costly functions)





## Intel® XPU Manager

- Intel<sup>®</sup> XPU Manager is a free and open-source tool for monitoring and managing Intel data center GPUs.
- XPU Manager can be used standalone through its command line interface (CLI) to manage GPUs locally, or through its RESTful APIs to manage GPUs remotely.
- Can be downloaded through binary packages or docker image.
- Important Links:
  - https://github.com/intel/xpumanager
  - https://www.intel.com/content/www/us/en/software/xpu-manager.html
- Please note:
  - If you want to use XPU Manager, please uninstall XPU-SMI (comes default through XPU drivers, subset of XPU manager) and install XPU Manager


# Recipe for Intel® Optimizations with IPEX

## Easy Recipe for Intel® Optimizations with IPEX

- Add IPEX
- Add some Warmup steps for oneDNN initialization
- Utilize AMX or XMX instruction sets with efficient bfloat16 data type
- Utilize graph mode with TorchScript
- Quantize model to INT8
- Runtime optimizations with <u>Performance Tuning Guid</u>e in case of cpu
- Use <u>Advanced configuration</u> in case of xpu.
- Distributed training with <u>oneCCL</u>/<u>DDP</u>/<u>Horovod</u>/<u>FSDP</u>/<u>DeepSpeed</u>.
- Profile with oneDNN verbose / Pytorch Profiler / VTune for further analysis.

## GenAl Deep Learning Funnel Pipeline


LRZ Workshop



intel.<sup>82</sup>




#### **Optimized Models & Spaces**



https://huggingface.co/Intel

## GenAl Deep Learning Funnel Pipeline

LRZ Workshop




intel.<sup>84</sup>

# Intel<sup>®</sup> Neural Compressor

## Intel<sup>®</sup> Neural Compressor

Intel<sup>®</sup> Neural Compressor is designed to use automatic accuracy-aware tuning strategies to help user easily & quickly find out the best optimization methods.




## Deep Learning Inference Optimization


INT8

Quantization FP32 FP32 FP32 INT8 INT8 INT8 INT8 FP32 FP32


Pruning




Knowledge Distillation



Graph Optimization



Mixed Precision Graph Optimization




INC use automatic accuracy-driven tuning strategies to help user **easily & quickly** find out the best optimization methods above.

## Quantization for LLM and GenAl

Support Popular LLMs:

Bloom-176B, OPT-6.7B, Stable Diffusion, GPT-J, BERT-Large from popular model hubs such as <u>Hugging Face</u>, Torch Vision, and <u>ONNX</u> <u>Model Zoo</u>




HuggingFace style API

## Getting Intel® Neural Compressor

- Pip Installation:
  - # Install 2.X API + Framework extension API + PyTorch dependency
  - pip install neural-compressor[pt]
  - # Install 2.X API + Framework extension API + TensorFlow dependency
  - pip install neural-compressor[tf]
- Intel<sup>®</sup> Neural Compressor is included in the Intel<sup>®</sup> Al Analytics Toolkit (Al Kit):
  - <u>https://www.intel.com/content/www/us/en/developer/tools/on eapi/ai-analytics-toolkit-download.html?operatingsystem=linux</u>
- Download the Stand-Alone Version:
  - <u>https://www.intel.com/content/www/us/en/developer/tools/oneap</u> i/neural-compressor.html
- Use Intel<sup>®</sup> Developer Cloud:
  - https://www.intel.com/content/www/us/en/secure/forms/devclou d/enrollment.html?tgt=www.intel.com/content/www/us/en/secure /forms/devcloud-enrollment/account-provisioning.html

## GenAl Deep Learning Funnel Pipeline


LRZ Workshop



intel. <sup>90</sup>

# Intel<sup>®</sup> Extension for Transformers

## Intel® Extension for Transformers



Core

- Seamless user experience of model compressions on Transformer-based models by extending Hugging Face transformers APIs
- Advanced software optimizations and unique compression-aware runtime
- NeuralChat, a customizable chatbot framework to create your own chatbot within minutes by leveraging a rich set of plugins
- Inference of Large Language Model (LLM) in pure C/C++ with weight-only quantization kernels

GPU

Gaudi

Xeon

### Intel® Extension for Transformers Features





#### Model Compression

- LLM Compression
- General Compression

Neural Speed\*

\*Separate installation starting v1.3.1

- Inference of Large Language Model (LLM) in pure C/C++ (Ilama.cpp inspired)
- Streaming LLM
- Tensor parallelism

### Neural Chat

- Framework for customizable chatbot
- OpenAl-compatible RESTful API
- LangChain extension API

### Installation & Validated Configurations

pip install intel-extension-for-transformers \*With requirement.txt for specific use-cases and features

#### OS: Ubuntu 20.04/22.04, Centos 8.

### Hardware

Haveluinea	Fine-1	Tuning	Inference			
Hardware	Full	PEFT	8-bit	4-bit		
Intel Gaudi2	~	~	WIP (FP8)			
Intel Xeon Scalable Processors	~	~	🗸 (INT8, FP8)	✔ (INT4, FP4, NF4)		
Intel Xeon CPU Max Series	~	~	🗸 (INT8, FP8)	✔ (INT4, FP4, NF4)		
Intel Data Center GPU Max Series	WIP	WIP	WIP (INT8)	✓ (INT4)		
Intel Arc A-Series			WIP (INT8)	✓ (INT4)		
Intel Core Processors	-	~	✓ (INT8, FP8)	✓ (INT4, FP4, NF4)		

### Software

Software	Fine-Tuning		Inference			
	Full	PEFT	8-bit	4-bit		
PyTorch	2.0.1+cpu,	2.0.1+cpu,	2.1.0+cpu,	2.1.0+cpu,		
	2.0.1a0 (gpu)	2.0.1a0 (gpu)	2.0.1a0 (gpu)	2.0.1a0 (gpu)		
Intel® Extension for	2.1.0+cpu,	2.1.0+cpu,	2.1.0+cpu,	2.1.0+cpu,		
PyTorch	2.0.110+xpu	2.0.110+xpu	2.0.110+xpu	2.0.110+xpu		
Transformers	4.35.2(CPU),	4.35.2(CPU),	4.35.2(CPU),	4.35.2(CPU),		
	4.31.0 (Intel GPU)	4.31.0 (Intel GPU)	4.31.0 (Intel GPU)	4.31.0 (Intel GPU)		
Synapse Al	1.13.0	1.13.0	1.13.0	1.13.0		
Gaudi2 driver	1.13.0-ee32e42	1.13.0-ee32e42	1.13.0-ee32e42	1.13.0-ee32e42		
intel-level-zero-gpu	1.3.26918.50-	1.3.26918.50-	1.3.26918.50-	1.3.26918.50-		
	736~22.04	736~22.04	736~22.04	736~22.04		

In the table above, "-" means not applicable or not started yet.

### Intel® Extension for Transformers

### Supported LLM(Large language Model) Model List

Type of GenAI & LLM Models								
Stable Diffusion	LLAMA3	Baichuan2-13B	OPT					
BLOOM-176B	LLAMA2	GPT-NEOX	Dolly-v2-3B					
Qwen-7B	LLAMA	МРТ	Falcon					
Qwen-14B	Т5	FALCON	GPT-J-6B					
ChatGLM2-6B	Flan-T5	BLOOM-7B	GPT-NEOX					
ChatGLM4-6B								


Ref: https://github.com/intel/intel-extension-for-transformers

## Intel Extension for Transformers

- Intel Extension for Transformers (ITREX): Built on top of INC ecosystem and Hugging Face
- Its target is the democratization of NLP and Transformers for both training/fine-tuning and inference
- Brings compression and model optimizations in a high-level HF like API
- Staging area for all Intel's transformer feature enhancements:
  - Upstream to HF as much as possible (Transformers + Optimum)
  - Intel's differentiation remains, e.g., NAS, MoE, dynamic model, etc., and is ready for future upstream

## GenAl Deep Learning Funnel Pipeline

LRZ Workshop



intel. 97

Choose the Best Accelerated Technology


# Distributed Training @ Intel Architecture

Akash Dhamasia – Al Software Solutions Engineer akash.dhamasia@intel.com July 22<sup>nd</sup> 2024




# Why Distributed Training?

- Increases the amount of compute
- Helps train model faster.
- with Increasing Model size & Dataset size, it makes sense to divide them to do computation parallelly and faster, Also not possible to fit big model on single GPU.



## Neural Network Parallelism



Data is processed in increments of N. Work on minibatch samples and distributed among the available resources. MODEL PARALLELISM

The work is divided according to a split of the model. The sample minibatch is copied to all processors which compute part of the DNN.

- Distributed Training Methods
  - Data Parallel
  - Model Parallel
  - Data + Model Parallel
- Types of Multi-worker communication
- NCCL
- MPI
- CCL

source: https://arxiv.org/pdf/1802.09941.pdf

LRZ Workshop

### Intel<sup>®</sup> oneAPI Collective Communications Library (oneCCL)


- enables developers and researchers to quickly train DL models
- optimizes communication patterns to distribute model training across multiple nodes
- designed for easy integration into deep learning frameworks, whether they are implemented them from scratch or customizing existing ones
- DistributedDataParallel (DDP) with Intel<sup>®</sup> oneCCL
  - E.g mpirun -n 2 -l python Example\_DDP.py
  - Important links:
    - https://intel.github.io/intel-extension-for-pytorch/xpu/latest/tutorials/features/DDP.html
    - <u>https://github.com/oneapi-src/oneCCL</u>
- Horovod with Intel<sup>®</sup> oneCCL & PyTorch
  - E.g horovodrun -np 2 python Example\_horovod.py
  - Or e.g mpirun -np 2 python Example\_horovod.py
  - Important links:
    - https://intel.github.io/intel-extension-for-pytorch/xpu/latest/tutorials/features/horovod.html
    - <u>https://github.com/intel/intel-optimization-for-horovod</u>
- <u>Fully Sharded Data Parallel (FSDP)</u>
- <u>DeepSpeed</u>
  - Deep learning optimization software suite that enables scale and speed for Deep Learning Training and inference of models with billions or trillions of parameters
  - Example to train GPT 3.6B, 20B, 175B
    - https://github.com/intel/intel-extension-for-deepspeed/tree/main/examples


## DistributedDataParallel (DDP)

- DDP is a PyTorch module that implements multiprocess data parallelism across multiple GPUs and machines.
- With DDP, the model is replicated on every process, and each model replica is fed a different set of input data samples.
- To run DDP optimized for Intel hardware, we use Intel<sup>®</sup> oneCCL Bindings for Pytorch\*
- Important links:
  - <u>https://intel.github.io/intel-extension-for-</u> <u>pytorch/xpu/latest/tutorials/features/DDP.html</u>
  - https://github.com/oneapi-src/oneCCL

```
import os
import torch
import torch.distributed as dist
import torchvision
import oneccl_bindings_for_pytorch as torch_ccl
import intel extension for pytorch as ipex
LR = 0.001
DOWNLOAD = True
DATA = 'datasets/cifar10/'
transform = torchvision.transforms.Compose([
    torchvision.transforms.Resize((224, 224)),
   torchvision.transforms.ToTensor(),
    torchvision.transforms.Normalize((0.5, 0.5, 0.5), (0.5, 0.5, 0.5))
1)
train_dataset = torchvision.datasets.CIFAR10(
        root=DATA,
        train=True,
        transform=transform,
        download=DOWNLOAD,
train_loader = torch.utils.data.DataLoader(
        dataset=train_dataset,
        batch_size=128
os.environ['MASTER_ADDR'] = '127.0.0.1'
os.environ['MASTER_PORT'] = '29500'
os.environ['RANK'] = os.environ.get('PMI_RANK', 0)
os.environ['WORLD_SIZE'] = os.environ.get('PMI_SIZE', 1)
dist.init_process_group(
backend='ccl',
init method='env://'
model = torchvision.models.resnet50()
criterion = torch.nn.CrossEntropyLoss()
optimizer = torch.optim.SGD(model.parameters(), lr = LR, momentum=0.9)
model.train()
model, optimizer = ipex.optimize(model, optimizer=optimizer)
model = torch.nn.parallel.DistributedDataParallel(model)
for batch_idx, (data, target) in enumerate(train_loader):
    optimizer.zero_grad()
   output = model(data)
   loss = criterion(output, target)
   loss.backward()
   optimizer.step()
    print('batch_id: {}'.format(batch_idx))
torch.save({
     'model_state_dict': model.state_dict(),
     'optimizer_state_dict': optimizer.state_dict(),
     }, 'checkpoint.pth')
```


och: [0][ 6: och: [0][ 7: och: [0][ 8: och: [0][ 9: och: [0][ 10:	1/10010] Time 0.10 1/10010] Time 0.10 1/10010] Time 0.10 1/10010] Time 0.10	08 ( 0.207) 09 ( 0.193) 08 ( 0.182) 08 ( 0.174) 08 ( 0.168)	ta 0.009 (0.016) Loss 7.0634e+00 (7.0062e+00) ta 0.009 (0.015) Loss 6.9980e+00 (7.0021e+00) ta 0.009 (0.014) Loss 7.0117e+00 (6.9989e+00) ta 0.009 (0.014) Loss 7.0338e+00 (6.9965e+00) ta 0.009 (0.013) Loss 6.9748e+00 (6.9943e+00) ta 0.010 (0.013) Loss 6.9530e+00 (6.9917e+00) ta 0.009 (0.012) Loss 6.9941e+00 (6.9897e+00)	er D (x)
sdp@4pvc-gpuc - 59:53.000, 59:53.000, 59:53.000, 59:53.000,	0, 90.88 289.64, 1, 0.00, 37.34, 2, 0.00, 36.63, 3, 0.00, 29.39,	775 0 0 0		- D X







model


data






model









model


data






data


model








data

#### LRZ Workshop













model








model






train\_sampler = torch.utils.data.distributed.DistributedSampler(train\_dataset)


data

LRZ Workshop




data


model



LRZ Workshop


**intel**. 114







oneCCL






oneCCL Bindings for PyTorch

# Intel® oneCCL Bindings for Pytorch(Torch-CCL)

- Holds PyTorch bindings for the Intel<sup>®</sup> oneAPI Collective Communications Library (oneCCL).
- Github repository maintained by Intel
  - <u>https://github.com/intel/torch-ccl</u>
- Can be easily installed through prebuilt wheel:
  - python -m pip install oneccl\_bind\_pt --extra-index-url <u>https://pytorch-extension.intel.com/release-whl/stable/xpu/us/</u>



```
87
     def main_worker(ngpus_per_node, args):
88
         # rank, local rank setup
         if args.distributed:
89
             if args.rank == -1:
90
91
                 args.rank = int(os.environ["RANK"])
92
             if args.multiprocessing distributed:
93
                 # For multiprocessing distributed training, rank needs to be the
94
                 # global rank among all the processes
95
                 args.rank = args.rank * ngpus_per_node + args.xpu
             init_method = 'tcp://' + args.dist_url + ':' + args.dist_port
96
             dist.init_process_group(backend='ccl', init_method=init_method,
97
                                     world size=args.world size, rank=args.rank)
98
99
```

### 118 119 120

### if args.distributed:

print("Generating DDP model for {}".format(args.xpu))

model = torch.nn.parallel.DistributedDataParallel(model, device\_ids=[args.xpu])

124	
125	
126	
127	
128	

train\_dataset = datasets.FakeData(1281167, (3, 224, 224), 1000, transforms.ToTensor())

train\_sampler = None

if args.distributed:

train\_sampler = torch.utils.data.distributed.DistributedSampler(train\_dataset)

dp@4pvc-gpu: -/distrib	uted_iper		· 常 .		20.00		-
st_1pex2) sd	ip@4pvc-gpu:~/distr	ibuted_ipex\$ python do	plaemo.pyworld-	-size 1rank 0xpi	4 0		
			<u>04</u>				
lp@4p+1-gpx -	0 0 00 36 45	0					22
01:22.000, 01:22.000, 01:22.000,	0, 0.00, 36.45, 1, 0.00, 36.83, 2, 0.00, 36.96, 3, 0.00, 29.31,	0 0 0					
01:22.000, 01:22.000,	2, 0.00, 36.96,	0					
01.111.000,	3, 0.00, 19.51,	č					

## Initialization Function of DistributedDataParallel

- TCP initialization
  - IP address and port of rank 0 node is required.
  - init\_method='tcp://10.1.1.20:234 56'
- Shared file-system initialization
  - makes use of a file system that is shared and visible from all machines in a group.
  - init\_method='file:///mnt/nfs/shar edfile'

- Environment variable initialization
  - Default method
  - init\_method='env://'
  - MASTER\_PORT required; has to be a free port on machine with rank 0
  - MASTER\_ADDR required (except for rank 0); address of rank 0 node
  - WORLD\_SIZE required; can be set either here, or in a call to init function
  - RANK required; can be set either here, or in a call to init function



Only 3-5 changes needed from general torch DDP code

## 1. import torch\_ccl & DDP

2. Access PMI\_\* environment variables

3. Set backend to 'ccl'

4. Use Distributed dataset sampler

### e.g import torch.utils.data.distributed train\_sampler = torch.utils.data.distributed. DistributedSampler(train\_ dataset)

## 5. Pass model to DDP

https://github.com/intel/optimized-models/tree/master/pytorch/distributed

import os import torch import torch.distributed as dist import torchvision import oneccl\_bindings\_for\_pytorch as torch\_ccl import intel\_extension\_for\_pytorch as ipex

```
LR = 0.001
DOWNLOAD = True
DATA = 'datasets/cifar10/'
```

transform = torchvision.transforms.Compose([
 torchvision.transforms.Resize((224, 224)),
 torchvision.transforms.ToTensor(),
 torchvision.transforms.Normalize((0.5, 0.5, 0.5), (0.5, 0.5, 0.5))
])

train\_dataset = torchvision.datasets.CIFAR10( root=DATA, train=True,

transform=transform, download=DOWNLOAD,

```
os.environ['MASTER_ADDR'] = '127.0.0.1'
os.environ['MASTER_PORT'] = '29500'
os.environ['RANK'] = os.environ.get('PMI_RANK', 0)
os.environ['WORLD_SIZE'] = os.environ.get('PMI_SIZE', 1)
dist.init_process_group(
backend='ccl',
init_method='env://'
```

model = torchvision.models.resnet50()
criterion = torch.nn.CrossEntropyLoss()
optimizer = torch.optim.SGD(model.parameters(), lr = LR, momentum=0.9)
model.train()
model, optimizer = ipex.optimize(model, optimizer=optimizer)

model = torch.nn.parallel.DistributedDataParallel(model

```
for batch_idx, (data, target) in enumerate(train_loader):
    optimizer.zero_grad()
    output = model(data)
    loss = criterion(output, target)
    loss.backward()
    optimizer.step()
    print('batch_id: {}'.format(batch_idx))
    torch.save({
        'model_state_dict': model.state_dict(),
        'optimizer_state_dict': optimizer.state_dict(),
        }, 'checkpoint.pth')
```

## Usage for Distributed Training with DDP

- 4 root devices, 4 GPUs
- 8 ranks and two ranks per GPU
- E.g mpirun -n 8 -l python Example\_DDP.py

(base) ac.louie.tsai@florentia05:~> sycl-ls arning: SYCL DEVICE FILTER environment variable is set to level zero. To see the correct device id, please unset SYCL\_DEVICE\_FILTER.

[ext oneapi level zero:gpu:0] Intel(R) Level-Zero, Intel(R) Graphics [0x0bd5] 1.3 [1.3.23937 [ext oneapi level zero:gpu:1] Intel(R) Level-Zero, Intel(R) Graphics [0x0bd5] 1.3 [1.3.23937 [ext oneapi level zero:gpu:2] Intel(R) Level-Zero, Intel(R) Graphics [0x0bd5] 1.3 [1.3.23937 [ext\_oneapi\_level\_zero:gpu:3] Intel(R) Level-Zero, Intel(R) Graphics [0x0bd5] 1.3 [1.3.23937

- Monitor XPU usage using Intel<sup>®</sup> XPU manager
  - https://www.intel.com/content/www/us/en/software
- xpumcli dump d 0 m 0,1,2,3,4,5

Timestamp, DeviceId, GPU Utilization (%), GPU Power (W), GPU Frequency (MHz), GPU Core Temperature (Celsius Degree), GPU Memory Temperature (Celsius Degree), GPU Energy Consumed (J)

08:04:16.000, 0, 53.35, 234.08, 0.00, , , 2018647.97 08:04:17.000, 0,65.83,341.15,1600.00, , ,2018956.02 08:04:18.000, 0,92.52,375.21,900.00, , , 2019332.25 08:04:19.000, 0,92.54, 384.55, 1500.00, , , 2019715.47 08:04:20.000, 0,94.21,387.95,975.00, . . 2020105.06 08:04:21.000, 0,93.25,386.10,1600.00, , ,2020491.66 .2020881.66 08:04:22.000, 0,94.21,391.84,800.00,

LRZ Workshop

		ZE_AFFINITY_MA5K=0,1,2,3
	[6]	Iterations: 5. Warnup runa: 2
		Running on device: IntelGPU6
		Running on torch: 1.10.0a0+git90332b4
		ModelType: resnet50, Nernels: DPCPP Input shape: 16x3x224x224
	[6]	Converting model to DDP & syncing
	[6]	Starting warmup runs
	[6]	Starting benchmark runs
	[€]	total: 459.63ms (458.7-460.4) +-1.15, 34.81 (imgs/s)
	[6]	csv, resnet50, 16, 0, 34.81, 1.10.0±0+git90332b4, IntelGPU6, 2, 5
	101	ZE_AFFINITY_MASK=0,1,2,3
	[0]	Iterations: 5. Warmup runs: 2
	101	Running on device: IntelGPU0
		Running on torch: 1,10,0a0+git90332b4
		ModelType: resnet50, Kernels: DPCPP Input shape: 16x3x224x224
	[0]	Converting model to DDP & syncing
		Starting warmup runs
		Starting benchmark runs
	101	
		csv, resnet50, 16, 0, 34.84, 1.10.0a0+git90332b4, IntelGPU0, 2, 5
		Total img/sec on 8 IntelGPU(s): 278.72133230304513
		ZE_AFFIBITY_MASK=0,1,2,3
		Iterations: 5. Warmup runs: 2
		Running on device: IntelGPU3
		Running on torch: 1.10.0m0+git90332b4
		ModelType: resnet50, Kernels: DPCPP Input shape: 16x3x224x224
		Converting model to DDP & syncing
		Starting warmup runa
		Starting benchmark runs
		total: 458.77ms (457.9-459.7) +-1.42, 34.88 (imgs/s)
	[3]	csv, resnet50, 16, 0, 34.88, 1.10.0a0+git90332b4, IntelGPU3, 2, 5
	[4]	ZE_AFFINITY_MASK=0,1,2,3
	[4]	Iterations: 5. Warmup runs: 2
	[4]	Running on device: IntelGPU4
		Running on torch: 1.10.0a0+git90332b4
	[4]	ModelType: resnet50, Kernels: DPCPP Input shape: 16x3x224x224
	[4]	Converting model to DDP & syncing
	[4]	Starting warmup runs
		Starting benchmark runs
		total: 459.09ms (458.4-460.0) +-1.22, 34.85 (imgs/s)
		csv, respet50, 16, 0, 34.85, 1.10.0a0+g1t90332b4, IntelGP04, 2, 5
		ZE_AFFINITY_MASK=0,1,2,3
		Iterations: 5. Warmup runs: 2
		Running on device: IntelGFU2
		Running on torch: 1.10.0a0+git90332b4
		ModelType: resnet50, Kernels: DPCPP Input shape: 16x3x224x224
m	[2]	Converting model to DDP & syncing Starting warmup runs
YPC		
		Starting benchmark runs
	[2]	total: 459.20ms (458.7-460.1) +-1.00, 34.84 (imgs/s)
		csv, resnet50, 16, 0, 34.84, 1.10.0a0+git90332b4, IntelGP02, 2, 5
		ZE_AFFINITY_MASK=0,1,2,3
	[1]	Iterations: 5. Wa <mark>rmup runs: 2</mark>
	[1]	Running on device: IntelGPUI
		Running on torch: 1.10.0a0+git90332b4
		ModelType: resnet50, Kernels: DPCPP Input shape: 16x3x224x224
		Converting model to DDP & syncing
		Starting warmup runs
	[1]	Starting benchmark runs
	111	total: 459.00ms (458.1-460.4) +-1.91, 34.86 (imgs/s)
		cav, resnet50, 16, 0, 34.86, 1.10.0a0+git90332b4, IntelGP01, 2, 5
		ZE_AFFINITY_MASN=0,1,2,3
		Iterations: 5. Warmup runa: 2
		Running on device: IntelGPU5
		Running on torch: 1.10.0a0+git90332b4
	[5]	ModelType: resnet50, Kernels: DPCPP Input shape: 16x3x224x224
		Converting model to DDP & syncing
	[5]	Starting warmup runs
	[5]	Starting benchmark runs
	[5]	total: 458.69ma (457.9-460.5) +-1.88, 34.88 (imga/a)
		csv, resnet50, 16, 0, 34.88, 1.10.0a0+git90332b4, IntelGPU5, 2, 5
		ZE_AFFINITY_MASH=0,1,2,3
	171	Trepations: 5 Warmin miner 3

- [7] Running on device: IntelGPU7
- [7] Running on torch: 1.10.0a0+git90332b4

intel 126

## Horovod

- Horovod is a distributed deep learning training framework for TensorFlow, Keras, PyTorch, and Apache MXNet.
- Horovod can be easily installed through:
  - python -m pip install intel-optimizationfor-horovod
- Important links:
  - <u>https://intel.github.io/intel-extension-for-</u> <u>pytorch/xpu/latest/tutorials/features/horovod.html</u>
  - <u>https://intel.github.io/intel-extension-for-</u> <u>tensorflow/latest/examples/train\_horovod/mnist/R</u> <u>EADME.html?highlight=horovod</u>
  - <u>https://github.com/intel/intel-optimization-for-horovod</u>
  - <u>https://horovod.readthedocs.io/en/latest/oneccl\_in</u> <u>clude.html#advanced-settings</u>

```
import torch
import intel_extension_for_pytorch
import horovod.torch as hvd
# Initialize Horovod
hvd.init()
```

# Pin GPU to be used to process local rank (one GPU per process)
devid = hvd.local\_rank()
torch.xpu.set\_device(devid)
device = "xpu:{}".format(devid)

# Define dataset...
train dataset = ...

# Partition dataset among workers using DistributedSampler train\_sampler = torch.utils.data.distributed.DistributedSampler( train\_dataset, num\_replicas=hvd.size(), rank=hvd.rank())

train\_loader = torch.utils.data.DataLoader(train\_dataset, batch\_size=..., sampler=train\_sampler)

# Build model...
model = ...
model.to(device)

optimizer = optim.SGD(model.parameters())

### # Add Horovod Distributed Optimizer

optimizer = hvd.DistributedOptimizer(optimizer, named\_parameters=model.named\_parameters()

# Broadcast parameters from rank 0 to all other processes. hvd.broadcast\_parameters(model.state\_dict(), root\_rank=0)

### for epoch in range(100):

for batch\_idx, (data, target) in enumerate(train\_loader):
 optimizer.zero\_grad()
 output = model(data)
 loss = F.nll\_loss(output, target)
 loss.backward()
 optimizer.step()
 if batch\_idx % args.log\_interval == 0:
 print('Train Epoch: {} [{}/{}]\tLoss: {}'.format(
 epoch, batch idx \* len(data), len(train sampler), loss.item()))

## Fully Sharded Data Parallel (FSDP)

- Fully Sharded Data Parallel (FSDP) is a PyTorch module that provides solution for large Model training.
- FSDP shards model parameters, optimizer states and gradients across DDP ranks to reduce the GPU memory footprint used in training, unlike DDP, where each process/worker maintains a replica of the model,
- Important links:
  - <u>https://intel.github.io/intel-extension-for-</u> pytorch/xpu/latest/tutorials/features/FSDP.html
  - <u>https://pytorch.org/tutorials/intermediate/FSDP\_tu</u> <u>torial.html</u>

## Some Additions on top of DDP:

from torch.distributed.fsdp import FullyShardedDataParallel as FSDP

model = FSDP(model,
 device\_id="xpu:{}".format(rank)



## DeepSpeed – Introduction

- Deep learning optimization software suite for PyTorch that enables scale and speed for Deep Learning training and inference
- ⇒ Train/inference models with billions or trillions of parameters
   ⇒ Efficiently scale to thousands of computing units
   ⇒ Train/inference on GPU system with limited GPU memory
   ⇒ Low latency and high throughput for inference

# DeepSpeed – Inference


## Tensor Parallelism

- The reason to run Transformer based model inference with DeepSpeed on multiple device is to get better inference latency through Tensor Parallelism
- Tensor Parallelism parallelize Tensor operations in LLMs between multiple workers, so each worker does less tensor operation; results in less inference latency time
- DeepSpeed offers Tensor Parallelism with two different technologies: AutoTP and Kernel Injection

## Simple DeepSpeed Example (Inference)



## Simple DeepSpeed Example (Inference) – Single Node




# Simple DeepSpeed Example (Inference) – Summary

- A PyTorch model will be converted to a DeepSpeed model through DeepSpeed *init\_inference()* interface
- Converted DeepSpeed model can be further optimized with framework optimizations, i.e., *ipex.optimize()*
- Framework optimization should not go before DeepSpeed init\_inference(), otherwise DeepSpeed optimizations will be blocked (cannot recognize optimized model)
- DeepSpeed model is executed with *deepspeed* command, which would launch multiple workers with multiprocess launcher (single node) or mpich/impi launcher (multi node)


# DeepSpeed – Training

## DeepSpeed Training Technology – ZeRO Stage 1/2/3



## DeepSpeed @ Intel

- PyTorch 2.1
- Intel Extension for PyTorch 2.1
- DeepSpeed
- Intel Extension for DeepSpeed / Intel Extension for PyTorch DeepSpeed
- oneCCL Bindings (torch-ccl)
- oneAPI 2024



## Verified Models: Distributed

### CPU:

	MODEL FAMILY	MODEL NAME (Huggingface hub)	BF16	Weight only quantization INT8
	LLAMA	meta-Ilama/Llama-2-7b-hf		
	LLAMA	meta-Ilama/Llama-2-13b-hf		
	LLAMA	meta-Ilama/Llama-2-70b-hf		
	LLAMA	meta-Ilama/Meta-Llama-3-8B		
	LLAMA	meta-Ilama/Meta-Llama-3-70B		
	GPT-J	EleutherAl/gpt-j-6b		
	GPT-NEOX	EleutherAl/gpt-neox-20b		
	DOLLY	databricks/dolly-v2-12b		
	FALCON	tiiuae/falcon-40b		•
	OPT	facebook/opt-30b		
	OPT	facebook/opt-1.3b		
	Bloom	bigscience/bloom-1b7		
	CodeGen	Salesforce/codegen-2B-multi		
	Baichuan	baichuan-inc/Baichuan2-7B-Chat		
	Baichuan	baichuan-inc/Baichuan2-13B-Chat		
	Baichuan	baichuan-inc/Baichuan-13B-Chat		
	GPTBigCode	bigcode/starcoder		
	T5	google/flan-t5-xl		
	Mistral	mistralai/Mistral-7B-v0.1		
	Mistral	mistralai/Mixtral-8x7B-v0.1		
	MPT	mosaicml/mpt-7b		
	StableIm	stabilityai/stablelm-2-1_6b		
	Qwen	Qwen/Qwen-7B-Chat		
	GIT	microsoft/git-base		
	Phi	microsoft/phi-2		
	Phi	microsoft/Phi-3-mini-4k-instruct		
	Phi	microsoft/Phi-3-mini-128k-instruct		
	Phi	microsoft/Phi-3-medium-4k-instruct		
LRZ Wor	Phi	microsoft/Phi-3-medium-128k-instruct		

### GPU:

MODEL FAMILY	Verified < MODEL ID > (Huggingface hub)	FP16	Weight only quantization INT4	Optimized on Intel® Data Center GPU Max Series (1550/1100)	Optimized on Intel® Arc™ A-Series Graphics (A770)
Llama 2	"meta-Ilama/Llama-2-7b-hf", "meta- llama/Llama-2-13b-hf", "meta- llama/Llama-2-70b-hf"				
GPT-J	"EleutherAl/gpt-j-6b"		2	2	2
Qwen	"Qwen/Qwen-7B"			<b>Z</b>	2
OPT	"facebook/opt-6.7b", "facebook/opt- 30b"		×	•	
Bloom	"bigscience/bloom-7b1", "bigscience/bloom"		×		
ChatGLM3- 6B	"THUDM/chatglm3-6b"		×		
Baichuan2- 13B	"baichuan-inc/Baichuan2-13B-Chat"		×	<b>S</b>	

CPU - <u>https://github.com/intel/intel-extension-for-pytorch/tree/v2.3.0%2Bcpu-rc0/examples/cpu/inference/python/llm</u>

GPU - <u>https://github.com/intel/intel-extension-for-pytorch/tree/xpu-</u>main/examples/gpu/inference/python/llm

# Performance 4<sup>th</sup> Gen Intel<sup>®</sup> Xeon<sup>®</sup> (SPR) & Intel<sup>®</sup> Data Center GPU Max 1550 (PVC)




## Benchmarks: Inference Performance

Real-Time (BS=1) Inference Performance 2S Intel® Xeon® Platinum 8480+ processor [AMX BF16] vs. 2S Intel® Xeon® Platinum 8380 processor [FP32] Intel® Extension for PyTorch [IPEX] Higher is better



Up to 10x higher gen-to-gen performance Up to 7.7x higher gen-to-gen perf/watt<sup>1</sup>

### Real-Time (BS=1+) Inference Performance 2S Intel® Xeon® Platinum 8480+ processor [IPEX with BF16/FP16] vs. NVIDIA A10 GPU [TensorRT] Higher is better



# 1.8x higher average\* BF16/FP16 inference performance vs Nvidia A10 GPU<sup>2</sup>

12


141

intel




# Real Workloads: Train With Fine Tuning in Less than 4 Minutes

Fine tuning time-to-train performance Intel® Xeon® Platinum 8480+ processor vs. Nvidia A100 GPU Lower is better



In the lab: Intel optimizations to shorten TTT for large natural language models



## Llama 2 Inference Performance




**One 4<sup>th</sup> Gen Xeon socket** delivers latencies under 100ms with 7 billon parameter and 13 billon parameter size of models. Users can run 2 parallel instances, one on each socket, for higher throughput and to serve clients independently

Intel<sup>®</sup> Data Center GPU Max 1550: Users can run 2 parallel instances, one on each tile, for higher throughput and to serve clients independently.

Ref: https://www.intel.com/content/www/us/en/developer/articles/news/llama2.html

## Llama 2 – 70B & Bloom-175B Inference Performance

Next Token Latency (ms, Rank=8, 4C-8T) (1024/128, BS=1, Beam & Greedy Search, Lower is Better)



# Conclusion

## Key Takeaways & Call to Action

- 4th Gen Intel<sup>®</sup> Xeon<sup>®</sup>(SPR) & Intel<sup>®</sup> Data Center GPU Max Series 1550(PVC) Enhances DL Workloads on PyTorch and TensorFlow and are accelerated by AMX & XMX instruction set respectively.
- Minimal code changes are needed in PyTorch and TensorFlow to take advantage of AMX & XMX and lower precision datatypes
- Intel provides a plethora of AI software tools to optimize GenAI/LLM AI workloads.
- Many Code samples are available to get started.

Important Links: Intel® oneAPI Toolkits Intel Extension for PyTorch Intel® Extension for TensorFlow\* Intel Extension for Transformers VTune Profiler

Getting Started Samples

Model Zoo for Intel® Architecture GitHub

Intel oneAPI Powered AI Reference Kit

OPEA [Open Platform for Enterprise AI]

Intel<sup>®</sup> Tiber<sup>™</sup> Developer Cloud

Intel AI Tools Selector

# Bring Al Everywhere

## An Entire **Ecosystem** Built for Artificial Intelligence

From hardware to model support and advanced AI dev tools, Intel has everything you need to successfully build your AI solutions and get started today.



Solution Brief

intel



X\*Tink for fast GPU-to-GPU connectivity



Supporting 50+ Al Models

Intel® Data Center GPU Max Series already supports the industry's most popular computer vision, natural language processing, and recommendation models, with additional model support planned for the future.

Solution Brief



## AI Tools for Every Task

Accelerate end-to-end data science and analytics pipelines with free tools from Intel!



### Data Analytics Intel® Distribution of Modin

 Accelerate your pendes workflows and scale da preprocessing across multi-nodes.



### Deep Learning <u>PyTorch Optimizations</u> from Intel

 Intel releases its newest optimizations and features in Intel<sup>®</sup> Extension for PyTorch<sup>®</sup> before upstreaming them into open source PyTorch.

### Tensorflow Optimizations

### from Intel

 TensorFlow" has been directly optimized for Intel architecture using the primitives of Intel® oneAPI Deep Neural Nateode: Library (oneDNN) to maximize performance.

### Intel<sup>®</sup> AI Reference Models

Pre-trained, Intel-optimized models.

### cnvrg.io

 A full-service machine learning operating system that enables you to manage all your AI projects from one place, cnvrg.lo is an optional component and requires a separate license.



Inference Optimization Intel® Neural Compressor

Intel® AI Reference Models



## Machine Learning

Intel® Extension for Scikit-learn

 Accelerate scikit-learn applications on Intel® CPUs and GPUs across single- and multi-nodes.

### Intel® Optimization for XGBoost

 Significantly speed up model training and improve accuracy for better predictions.

### cnvrg.io

A full-service machine learning operating system that enables you to manage all your Al projects from one place, criving to is an eptional component and requires a separate tocinse.

## Get Started Now with Intel® Developer Cloud

You don't need to wait to start developing Al models with Intel<sup>®</sup> hardware and software. Register for Intel<sup>®</sup> Developer Cloud today to learn, prototype, and test applications and workloads on a cluster of the latest Intel<sup>®</sup> technology. Begin on your laptop now and scale when the time is right.

Intel® Xeon® Processors? Intel® Data Center GPU Max Series? Intel® Developer Cloud? Al Software Solutions with Intel? What is oneAPI?? What is OpenVINO™ Toolkit??

### HARDWARE CATALOG

### Access the latest Intel Data Center GPU Max Series instances, pre-installed with relevant toolkits:\*



### Notices & Disclaimers

Performance varies by use, configuration and other factors. Learn more at www.intel.com/Performance.index. Performance results are based on tweing as of dates about in configurations and may not reflect all publicly available updates. See taked on the configuration date/s. No product or component can be absolutely second Your costs and results may vary Intel technologies may might any vary Intel technologies may might be intel incurs and the intel are readmand on fintel Composition and its Of Intel Composition. Natl & Intel Composition and the intel manual set technologies.

© Intel Corporation, Intel, the Intel logs, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be cleaned as the property of others.

intel

# Thank you for your attention!

# Appendix

## PyTorch Benchmarking Configurations

### 4th Generation Intel® Xeon® Scalable Processors

### Hardware and software configuration (measured October 24, 2022):

- Deep Learning config:
  - Hardware configuration for Intel<sup>®</sup> Xeon<sup>®</sup> Platinum 8480+ processor (formerly code named Sapphire Rapids): 2 sockets, 56 cores, 350 watts, 16 x 64 GB DDR5 4800 memory, BIOS version EGSDCRB1.SYS.8901.P01.2209200243, operating system: CentOS\* Stream 8, using Intel<sup>®</sup> Advanced Matrix Extensions (Intel<sup>®</sup> AMX) int8 and bf16 with Intel<sup>®</sup> oneAPI Deep Neural Network Library (oneDNN) v2.7 optimized kernels integrated into Intel<sup>®</sup> Extension for PyTorch\* v1.13, Intel<sup>®</sup> Extension for TensorFlow\* v2.12, and Intel<sup>®</sup> Distribution of OpenVINO<sup>™</sup> toolkit v2022.3. Measurements may vary.
  - Wall power refers to platform power consumption.
  - If the dataset is not listed, a synthetic dataset was used to measure performance. Accuracy (if listed) was validated with the specified dataset.

### Transfer Learning config:

 Hardware configuration for Intel<sup>®</sup> Xeon<sup>®</sup> Platinum 8480+ processor (formerly code named Sapphire Rapids): Use DLSA single node fine tuning, Vision Transfer Learning using single node, 56 cores, 350 watts, 16 x 64 GB DDR5 4800 memory, BIOS version EGSDREL1.SYS.8612.P03.2208120629, operating system: Ubuntu 22.04.1 LT, using Intel<sup>®</sup> Advanced Matrix Extensions (Intel<sup>®</sup> AMX) int8 and bf16 with Intel<sup>®</sup> oneAPI Deep Neural Network Library (oneDNN) v2.6 optimized kernels integrated into Intel<sup>®</sup> Extension for PyTorch\* v1.12, and Intel<sup>®</sup> oneAPI Collective Communications Library v2021.5.2. Measurements and some software configurations may vary.

### 3rd Generation Intel® Xeon® Scalable Processors

### Hardware and software configuration (measured October 24, 2022):

- Hardware configuration for Intel® Xeon® Platinum 8380 processor (formerly code named Ice Lake): 2 sockets, 40 cores, 270 watts, 16 x 64 GB DDR5 3200 memory, BIOS version SE5C620.86B.01.01.0005.2202160810, operating system: Ubuntu 22.04.1 LTS, int8 with Intel® oneAPI Deep Neural Network Library (oneDNN) v2.6.0 optimized kernels integrated into Intel® Extension for PyTorch\* v1.12, Intel® Extension for TensorFlow\* v2.10, and Intel® oneAPI Data Analytics Library (oneDAL) 2021.2 optimized kernels integrated into Intel® Extension for Scikit-learn\* v2021.2. XGBoost v1.6.2, Intel® Distribution of Modin\* v0.16.2, Intel oneAPI Math Kernel Library (oneMKL) v2022.2, and Intel® Distribution of OpenVINO<sup>™</sup> toolkit v2022.3. Measurements may vary.
- If the dataset is not listed, a synthetic dataset was used to measure performance. Accuracy (if listed) was validated with the specified dataset.

\*All performance numbers are acquired running with 1 instance of 4 cores per socket

# PyTorch/TensorFlow Benchmarking Configurations

### 5th Generation Intel® Xeon® Scalable Processors

### Hardware and software configuration (measured October 24, 2023):

- Deep Learning configuration:
  - Hardware configuration for Intel<sup>®</sup> Xeon<sup>®</sup> Platinum 8592+ processor (code named Emerald Rapids): 2 sockets for inference, 1 socket for training, 64 cores, 350 watts, 1024GB 16 x 64GB DDR5 5600 MT/s memory, operating system CentOS\* Stream 9. Using Intel<sup>®</sup> Advanced Matrix Extensions (Intel<sup>®</sup> AMX) int8 and bf16 with Intel<sup>®</sup> oneAPI Deep Neural Network Library (oneDNN) optimized kernels integrated into Intel<sup>®</sup> Extension for PyTorch\*, Intel<sup>®</sup> Extension for TensorFlow\*, and Intel<sup>®</sup> Distribution of OpenVINO<sup>™</sup> toolkit. Measurements may vary. If the dataset is not listed, a synthetic dataset was used to measure performance.
- Transfer Learning configuration:
  - Hardware configuration for Intel<sup>®</sup> Xeon<sup>®</sup> Platinum 8592+ processor (code named Emerald Rapids): 2 sockets, 64 cores, 350 watts, 16 x 64 GB DDR5 5600 memory, BIOS version 3B05.TEL4P1, operating system: CentOS stream 8, using Intel<sup>®</sup> Advanced Matrix Extensions (Intel<sup>®</sup> AMX) int8 and bf16 with Intel<sup>®</sup> oneAPI Deep Neural Network Library (oneDNN) v2.6.0 optimized kernels integrated into Intel<sup>®</sup> Extension for PyTorch\* v2.0.1, Intel<sup>®</sup> Extension for TensorFlow\* v2.14, and Intel<sup>®</sup> oneAPI Data Analytics Library (oneDAL) 2023.1 optimized kernels integrated into Intel<sup>®</sup> Extension for Scikit-learn\* v2023.1. Intel<sup>®</sup> Distribution of Modin\* v2.1.1, and Intel oneAPI Math Kernel Library (oneMKL) v2023.1. Measurements may vary.