

# **ROOFLINE MODEL WITH INTEL® ADVISOR**

Dr. Fabio Baruffa

Sr. HPC Apps. Engineer, Intel IAGS

## Platform PEAK FlopS

How many floating point operations per second



#### Theoretical value can be computed by specification



#### More realistic value can be obtained by running Linpack

=~ 930 Gflop/s on a 2 sockets Intel® Xeon® Processor E5-2697 v2



## **Platform PEAK bandwidth**

How many bytes can be transferred per second





More realistic value can be obtained by running **Stream** =~ 100 GB/s on a 2 sockets Intel<sup>®</sup> Xeon<sup>®</sup> Processor E5-2697 v2

Optimization Notice Copyright © 2019, Intel Corporation. All rights reserved. \*Other names and brands may be claimed as the property of others.





Copyright © 2019, Intel Corporation. All rights reserved.

\*Other names and brands may be claimed as the property of others.

## **Plotting a Roofline Chart**

Roofline is based on FLOPS and Arithmetic Intensity (AI).

- FLOPS: <u>Fl</u>oating-Point <u>Op</u>erations / <u>S</u>econd
- Arithmetic Intensity: FLOP / Byte Accessed
  - Classic only counts DRAM traffic
  - Cache-Aware counts all memory

The lines are hardware limitations.

- Horizontal compute limitations
- Diagonal memory limitations





Arithmetic Intensity



#### What is a Roofline Chart?

#### A Roofline Chart plots application performance against hardware limitations.

- Where are the bottlenecks?
- How much performance is being left on the table?
- Which bottlenecks can be addressed, and which *should* be addressed?
- What's the most likely cause?
- What are the next steps?



Roofline first proposed by University of California at Berkeley: <u>Roofline: An Insightful Visual Performance Model for Multicore Architectures</u>, 2009 Cache-aware variant proposed by University of Lisbon: <u>Cache-Aware Roofline Model: Upgrading the Loft</u>, 2013



#### Classic vs. Cache-Aware Roofline

Intel<sup>®</sup> Advisor uses the Cache-Aware Roofline model, which has a different definition of Arithmetic Intensity than the original ("Classic") model.

#### **Classical Roofline**

- Traffic measured from one level of memory (usually DRAM)
- AI may change with data set size
- AI changes as a result of memory optimizations

#### **Cache-Aware Roofline**

- Traffic measured from all levels of memory
- AI is tied to the algorithm and will not change with data set size
- Optimization does not change AI\*, only the performance

\*Compiler optimizations may modify the algorithm, which may change the AI.

Optimization Notice Copyright © 2018, Intel Corporation. All rights reserved. \*Other names and brands may be claimed as the property of others.





#### Copyright © 2018, Intel Corporation. All rights reserved. \*Other names and brands may be claimed as the property of others.

#### **Ultimate Performance Limits**



Optimization Notice Copyright © 2018, Intel Corporation. All rights reserved. \*Other names and brands may be claimed as the property of others.



#### **Sub-Roofs and Current Limits**



Optimization Notice Copyright © 2018, Intel Corporation. All rights reserved. \*Other names and brands may be claimed as the property of others.



## The Intel<sup>®</sup> Advisor Roofline Interface

- Roofs are based on benchmarks run before the application.
  - Roofs can be hidden, highlighted, or adjusted.
- Intel<sup>®</sup> Advisor has size- and color-coding for dots.
  - Color code by duration or vectorization status
  - Categories, cutoffs, and visual style can be modified.



## **Identifying Good Optimization Candidates**

Focus optimization effort where it makes the most difference.

- Large, red loops have the most impact.
- Loops far from the upper roofs have more room to improve.



Arithmetic Intensity (FLOPs/Byte)

## **Identifying Potential Bottlenecks**

Final roofs *do* apply; sub-roofs *may* apply.

- Roofs above indicate potential bottlenecks
- Closer roofs are the most likely suspects
- Roofs below may contribute but are generally not primary bottlenecks



#### Feature Synergy Overcoming the Scalar Add Peak

- Survey and Code Analytics tabs indicate vectorization status with colored icons.
  Scalar () = Vectorized
- "Why No Vectorization" tab and column in Survey explain what prevented vectorization.
- Recommendations tab may help you vectorize the loop.
- Dependencies determines if it's safe to force vectorization.



Prob	Problems and Messages											
ID	Ø	Туре			Sources	Modules		Site Name		State		^
P3	0	Read a	after writ	te dependency	bpGET.cpp	slbe.exe		loop_site_5	51	<b>№</b> New		~
Read	Read after write dependency: Code Locations											
ID	Instruc	tion	Desc	Function	Source		Vari	iable refer.	. M	odule	State	^
<b>⊞</b> X4	0x1400	88772	Read	fsBGKShanCher	n 🖹 IbpGET	.cpp:155	regi	ster XMM5	slb	e.exe	Rew	
±X5	0x1400	88772	Write	fsBGKShanCher	lbpGET	.cpp:155	regi	ster XMM5	slb	e.exe	New	~



#### Feature Synergy Overcoming the Vector Add Peak

Survey and Code Analytics display the vector efficiency and presence of FMAs.

• Recommendations may help improve efficiency or induce FMA usage.

Address	Line	Assembly
0x140001550		Block 1: 1660000000 <sup>②</sup>
0x140001550	262	vmovupd ymm3, ymmword ptr [rsi+rcx*8+0x26400]
0x140001559	262	vmovdqa ymm1, ymm0
0x14000155d	262	vfmadd132pd ymm1, ymm3, ymmword ptr [rsi+rcx*8+0x23a80]
0x140001567	262	vaddpd ymm2, ymm1, ymm3
0x14000156b	262	vmovupd ymm1, ymmword ptr [rsi+rcx*8+0x26420]
0x140001574	262	vaddpd ymm4, ymm2, ymm3
0x140001578	262	vmovdqa ymm5, ymm0
0x14000157c	262	vfmadd132pd ymm5, ymm1, ymmword ptr [rsi+rcx*8+0x23aa0]
0x140001586	262	vmovupd ymmword ptr [rsi+rcx*8+0x21100], ymm4
0x14000158f	262	vaddpd ymm5, ymm5, ymm1
0x140001593	262	vaddpd ymm2, ymm5, ymm1
0x140001597	260	add rcx, 0x8
0x14000159b	262	vmovupd ymmword ptr [rsi+rdx*8+0x21100], ymm2
0x1400015a4	260	add rdx, 0x8
0x1400015a8	260	cmp rcx, 0x530
0x1400015af		jb 0x140001550 <block 1=""></block>

The Assembly tab\* is useful for determining how well you are making use of FMAs.

\*Color coding added for clarity.





Address	Line	Assembly
0x1400015f0		Block 1: 1660000000 <sup>©</sup>
0x1400015f0	275	vmovupd ymm1, ymmword ptr [rsi+rcx*8+0x26400]
0x1400015f9	275	vmovupd ymm2, ymmword ptr [rsi+rcx*8+0x26420]
0x140001602	275	vfmadd231pd ymm1, ymm1, ymm0
0x140001607	275	vfmadd231pd ymm2, ymm2, ymm0
0x14000160c	275	vfmadd231pd ymm1, ymm0, ymmword ptr [rsi+rcx*8+0x23a80]
0x140001616	275	vfmadd231pd ymm2, ymm0, ymmword ptr [rsi+rcx*8+0x23aa0]
0x140001620	275	vmovupd ymmword ptr [rsi+rcx*8+0x21100], ymm1
0x140001629	275	vmovupd ymmword ptr [rsi+rdx*8+0x21100], ymm2
0x140001632	273	add rcx, 0x8
0x140001636	273	add rdx, 0x8
0x14000163a	273	cmp rcx, 0x530
0x140001641		jb 0x1400015f0 <block 1=""></block>

## Feature Synergy

Overcoming the Memory Bandwidth Roofs

- Memory Access Patterns (MAP) identifies inefficient access patterns.
- Intel<sup>®</sup> SIMD Data Layout Templates (Intel<sup>®</sup> SDLT) allows code written as AOS to be stored as efficient SOA.
- Intel<sup>®</sup> VTune<sup>™</sup> Amplifier can be used to further optimize cache usage.
- If cache usage cannot be improved, try re-working the algorithm to increase the AI (and slide up the roof)

🖹 Summary 🔥 Survey & Roofline 🖥				Refinement Reports								
Site Location				St	strides Distribution		Access Pattern		Max. Site Footprint		Recommendations	
් [loop in main at roofline.cpp:1					0% / 100% / 0%		All const strides		38KB		I Inefficient me	
ڻ [I	් [loop in main at roofline.cpp:1				50% / 5 <mark>0% / 0%</mark>		Mixed strides		10KB		I Inefficient me	
<mark>0</mark> []	<sup>6</sup> [loop in main at roofline.cpp:1				100% / 0% / 0%		All (	unit strides	s 9KB			
Memory Access Patterns Report				De	ependencies Report			ecommenda	tions			
ID	•	Stride	Туре		Source	Variable		le references	Max. Site Footprin		t	Access Type
⊞ P1	<u>18</u>	8	Constant stride		roofline.cpp:127	ofline.cpp:127 Ao		oS1_Y		38KB		Read
⊞ P2	<u>18</u>	2	Constant stride		roofline.cpp:127 Ao		oS1_X		10KB		Write	





## Summary



- Intel<sup>®</sup> Advisor's Roofline Chart is highly customizable and easy to generate.
- Identify the best optimization candidates by focusing on low, large loops.
- Use the chart to identify the most likely bottlenecks.
- Intel<sup>®</sup> Advisor's many other features allow deep analysis of suspected problems and provide advice on how to overcome them.



## Legal Disclaimer & Optimization Notice

<Benchmarks/Performance Claims PRIOR TO JAN 3 2018>

[Note the phrase "benchmark results" may be tweaked to say "Estimated results" when estimates are used]

Benchmark results were obtained prior to implementation of recent software patches and firmware updates intended to address exploits referred to as "Spectre" and "Meltdown". Implementation of these updates may make these results inapplicable to your device or system.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit <u>www.intel.com/benchmarks</u>.

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Copyright © 2018, Intel Corporation. All rights reserved. Intel, Pentium, Xeon, Xeon Phi, Core, VTune, Cilk, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

#### **Optimization Notice**

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice revision #20110804

## Legal Disclaimer & Optimization Notice

<Benchmarks/Performance Claims AFTER JAN 3 2018>

[Note the phrase "benchmark results" may be tweaked to say "Estimated results" when estimates are used]

The benchmark results reported above may need to be revised as additional testing is conducted. The results depend on the specific platform configurations and workloads utilized in the testing, and may not be applicable to any particular user's components, computer system or workloads. The results are not necessarily representative of other benchmarks and other benchmark results may show greater or lesser impact from mitigations.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit <u>www.intel.com/benchmarks</u>.

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Copyright © 2018, Intel Corporation. All rights reserved. Intel, Pentium, Xeon, Xeon Phi, Core, VTune, Cilk, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

#### **Optimization Notice**

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice revision #20110804





Software